Towards large scale optimistic VLSI simulation
نویسندگان
چکیده
In this paper, an optimistic parallel and distributed logic simulator, XTW, is proposed. In XTW, a new event scheduling mechanism, XEQ, and a new rollback procedure, rb-messages, are proposed for use in optimistic logic simulation. XTW groups LPs into clusters, and makes use of a multi-level queue, XEQ, to schedule events in the cluster. XEQ has an O(1) event scheduling time complexity. Our new rollback mechanism replaces the use of anti-messages by an rb-message, and eliminates the need for an output queue at each LP. Experimental comparisons to Clustered Time Warp reveal a superior performance on the part of XTW, while experimental results on large circuits (5-million-gate to 25-million-gate) demonstrate that XTW scales well with both the size of a circuit and the number of processors used in the simulation. 2005 Elsevier B.V. All rights reserved.
منابع مشابه
On Metrics for the Dynamic Load Balancing of Optimistic Simulations
The research described in this paper focuses on evaluating metrics for use with the dynamic load balancing of optimistic simulations. We present a load balancing algorithm in this paper which is token based and is used in conjunction with Clustered Time Warp (CTW). CTW is a hybrid synchronization protocol, which makes use of a sequential algorithm within clusters of LPs and Time Warp between th...
متن کاملA mixed-mode fault simulator for VLSI MOS devices
With the progression from large scale integration (LSI) to very large scale integration (VLSI), and eventually ultra large scale integration (ULSI), integrated circuit fault coverage is becoming increasingly important. Naturally as we move from LSI towards ULSI the area consumed by devices is getting ever larger. Larger area devices are known to have a higher probability of containing manufactu...
متن کاملPARALLEL SWITCH-LEVEL SIMULATION of VLSI CIRCUITS
An evaluation of the chandy-misra-bryant algorithm for digital logic simulation. 26] Christian Sporrer and Herbert Bauer. Corolla partitioning for distributed logic simulation of vlsi-circuits. 19 Figure 14 summarizes the best speedups obtained using the conservative and optimistic protocols. Both the protocols yield relatively good speedups for the combinational circuits. The main reason for t...
متن کاملFuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement
In this paper we employ fuzzified simulated evolution and stochastic evolution algorithms for VLSI, standard cell placement targeting low power dissipation and high performance. Due to the imprecise nature of design information at the placement stage, the various objectives and constraints are expressed in fuzzy domain. The search is made to evolve towards a vector of fuzzy goals. The proposed ...
متن کاملTop-Down Design Using Cycle Based Simulation: an MPEG A/V Decoder Example
This paper presents a discussion of a top-down VLSI design approach which involves system level performance modeling, block level cycle based simulation, RTL/VHDL simulation and gate level emulation. An MPEG-2 Au-dio/Video decoder design example illustrates the use of this top-down approach. Most of the discussion concentrates on the concept of block level cycle based (BLCB) simulation. HW/SW c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Simulation Modelling Practice and Theory
دوره 14 شماره
صفحات -
تاریخ انتشار 2006